Conditions for Capacitor Voltage Regulation in a Five-Level Cascade Multilevel Inverter: Application to Voltage-Boost in a PM Drive by Chiasson, John et al.
Boise State University
ScholarWorks
Electrical and Computer Engineering Faculty
Publications and Presentations
Department of Electrical and Computer
Engineering
1-1-2007
Conditions for Capacitor Voltage Regulation in a
Five-Level Cascade Multilevel Inverter: Application
to Voltage-Boost in a PM Drive
John Chiasson
Boise State University
Burak Ozpineci
Oak Ridge National Laboratory
Zhong Du
Oak Ridge National Laboratory
Leon M. Tolbert
University of Tennessee, Knoxville
This document was originally published by IEEE in IEEE International Electric Machines & Drives Conference, 2007. Copyright restrictions may apply.
DOI: 10.1109/IEMDC.2007.382758
Conditions for Capacitor Voltage Regulation in a Five-Level Cascade
Multilevel Inverter: Application to Voltage-Boost in a PM Drive
John Chiasson1, Burak Ozpineci2, Zhong Du3, and Leon M. Tolbert4
Abstract-A cascade multilevel inverter is a power electronic II. MULTILEVEL INVERTER ARCHITECTURE AND
device built to synthesize a desired AC voltage from several OPERATION
levels of DC voltages. Such inverters have been the subject
of research in the last several years, where the DC levels A cascade multilevel inverter is a power electronic device
were considered to be identical in that all of them were built to synthesize a desired AC voltage from several levels of
either batteries, solar cells, etc. Similar to previous results in DC voltages. Such inverters have been the subject of research
the literature, the work here shows how a cascade multilevel
inverter can be used to obtain a voltage boost at higher speeds inte several yearsc[1][2][t][4], wh ere evel
for a three-phase PM drive using only a single DC voltage wereconsideredtobeidenticalithatallofthemwereeither
source. The input of a standard three-leg inverter is connected batteries, solar cells, etc. In [5], a multilevel converter was
to the DC source and the output of each leg is fed through presented in which the two separate DC sources were the
an H-bridge (which is supplied by a capacitor) to form a secondaries of two transformers coupled to the utility AC
cascade multilevel inverter. A fundamental switching scheme
is used, which achieves the fundamental in the output voltage power Corze et apa[6thav propo edun single D
while eliminating the fifth harmonic. A new contribution in power source and capacitors for the other DC sources. A
this paper is the development of explicit conditions in terms of method was given to transfer power from the DC power
the power factor and modulation index for which the capacitor source to the capacitor in order to regulate the capacitor
voltage of the H-bridges can be regulated while simultaneously voltage. A similar approach was later (but independently)
maintaining the aforementioned output voltage. This is then
used for a PM motor drive showing the machine can attain proposebyD et as[.Thesearoaches re a DChigher speeds due to the higher output voltage of the multilevel power source for each phase. Similar methods have also been
inverter compared to using just a three-leg inverter. proposed by Veenstra and Rufer [8][9].
The approach here is similar to that of Corzine et al [6]
and Du et al [7] with the important exception that only
I. INTRODUCTION a single standard 3-leg inverter is required as the power
source (one leg for each phase) for the three phase multilevel
The work here shows how a cascade multilevel inverter inverter [10]. A significant contribution of this paper is the
(CMLI) using only a single DC voltage source can be used development of explicit conditions in terms ofthe modulation
to obtain a voltage boost at higher speeds for a three-phase index and power factor for when such a topology can be used
PM drive compared to a standard three-leg inverter with the to boost the output voltage compared to a standard three-leg
same DC source. Figure 1 shows one leg of a standard three- inverter.
leg inverter connected to a DC source with output of the leg
fed through an H-bridge supplied by a capacitor, to form i|
the CMLI. A fundamental switching scheme is used and it c SI S2i
is chosen so that the output voltage waveform achieves the v + v
desired fundamental while eliminating the fifth harmonic. d C V2
Explicit conditions are given in terms of the power factor and
modulation index to characterize when the capacitor voltage S3 S4
of the H-bridges can be regulated to a desired constant value,
while simultaneously having the CMLI maintain the desired
output voltage.
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Vdc tV VI +V2 charged to Vd,/2, then the output voltage of the H-bridge can
take on the values +Vd,/2 (S1&S4 closed), 0 (S1&S2 closed1 Vdc; ru ---4] i or S3&S4 closed), or
-Vd,/2 (S2&S3 closed). An example
2 Vdc L. "' '1" '2ff output waveform that this topology can achieve is shown in
^ 1 . |
~~~~~~~~~Figure2.
When the output voltage v v1 + v2 is required to be
zero, one can either set v, = +Vd,/2 and v2 =-Vd,/2 as in
-2 Vdc' | Figure 3 or v1 =
-Vd,/2 and v2 = +Vd,/2 as in Figure 4. It
is this flexibility in choosing how to make the output voltage
Vdc zero that is exploited to regulate the capacitor voltage. As
an example, in Figure 2, in the interval 01 < 0 < w, the
Fig. 2. Output waveform output voltage is zero and the current i > 0. If Si &S4 are
closed (so that v2 = +Vd,/2) along with S6 closed (so that
v, = +Vd,/2), then the capacitor is discharging (i, =-i <
v2 0) and v = v1 + v2 = 0. On the other hand, if S2&S3 are
VdC /2 closed (so that v2 =-Vd,/2) and S5 is also closed (so that
v, = +Vd,/2), then the capacitor is charging (i, = i > 0)
01~~~~~ 6~~ and v =v +V2 =0.01 2t The case i < 0 is accomplished by simply reversing
-Vdc /2 tJ the switch positions of the i > 0 case for charge anddischarge of the capacitor. Consequently, the method consists
V1 of monitoring the output current and the capacitor voltage so
Vdc /2 -______that during periods of zero voltage output, either the switchesVdc 2 2 coS, S4e and S6 are closed or the switches S2, S3, and S5 are
2I closed depending on whether it is necessary to charge or| discharge the capacitor.
Vdc /2 III . CONDITIONS FOR CAPACITOR VOLTAGE
REGULATION
Fig. 3. One way to make the output voltage zero for 01 < 0 < -F is to As Figure 2 illustrates, the ability to regulate the capacitor
set v, = +Vd,/2 and V2 -Vd,/2. voltage depends on the power factor. Let
Vf (0) = V sin(0)
Vdc /2 i(0) = Isin(0- o)
2z where Vf (0) is the fundamental component of the output
LiX * t voltage, i(0) is the current, and bo is the power factor angle
0, l (phase angle of the current with respect to the voltage). The
objective here is to compute the conditions on switching
--V /2dc angles 01 and 02, and the power factor angle o to ensure
v1 the capacitor can be regulated to a desired value.
Vdc /2t A. Case ] 0 < (0 <O1
2nz Consider the case where 0 < o < 01 as illustrated in
lVC /2I 01 - || 0 Figure 5.
01~~~~~~~~~~~~~~~~~~~~~~
Fig. 4. Another way to make the output voltage zero for 01 < 0 < 7T is 2 Vdc
to set v, = -Vd,/2 and v2 = +Vd,/2. 2T
o'01 2 -82 Af 4^ 1s
To proceed, consider the left-side of Figure 1, which shows 1 1Z-a D --
a DC source connected to a single leg of a standard 3-leg 72Vdcl
inverter. The output voltage v1 of this leg (with respect to the-V l
ground) is either +Vdc/2 (S5 closed) or -Vdc/2 (S6 closed). d
This leg is connected in series with a full H-bridge, which in
turn is supplied by a capacitor voltage. If the capacitor is kept Fig. 5. 0 < f < Oi
732
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During the interval 02 < 0 < 7- 02, the capacitor loses output voltage while eliminating the fifth-harmonic (Only
the amount of charge f7 02 I sin(0- o)d0 while during the one harmonic can be eliminated using this switching scheme
intervals 0 < 0 < 01 and X- 01 < 0 < X the capacitor can and the fifth is typically significant in a three-phase system),
be recharged (by choosing the switch positions appropriately) the switching angles must satisfy
by the amounts f9I sin(0- o)l d0+f' Isin(0-o)d0 and
f7,_0 I sin(0 - o)dO, respectively. In this case, keeping the
capacitor charged requires cos(01) + cos(02) = m
17-02
s
)dO < j J Q - ) d cos(501) + cos(502) = 0 (4)
020
01
+ X I sin(0 - o)dO + f I sin(0 -()d0 Figure 7 is a plot of 01 and 02 (in degrees) that solve (4)
f
-0, versus m (the modulation index is m/2).
which reduces to
s(fO) cos(0) + cos (02) (1) 90
B. Case 2 01< So <7F/2 80- X
Consider the case 01 < bo < 7/2 as shown in Figure 6. .D
2-> t-1---oo* jz i(0) 2 < 3~~~~~~~~~~~0
uD 60-
C)
.C 50
5n 40 01
cj) 3
30
0,
: :
0
8 ..l.,,,o-
-2VdJ .... 8.6 0.8 1 1.2 1.4 1.6 1.82
m =cos(Oj)+cos(O2)
Fig. 7. 01 and 02 versus m.
Fig.6. 0i < < 7T/2
During the interval 02 < 0 < w - 02, the capacitor loses
the amount of charge f4_ 02 I sin(0 - o)dO while during the Thus, for any given value of m and bo, the values of 012 and 02 are found via Figure 7 and thus whether or notintervals 0 < 0 < 01 and X- 01 < 0 < X the capacitor can
be recharged (by choosing the switch positions appropriately)
by the amount I 0 I sin(0 - X)dO. checked using the conditions (3). What these conditions say0 I 1n(0 9 d0+J_qIstnr-01 is, for any given value ofm in the interval 0.6 < m K 1.909Thus keeping the capacitor voltage regulated requires (i.e., where conditions (4) have a solution), the capacitor
/iF-02 /001 voltage can be regulated provided the power factor angle is
_T sin(O 0o)d2 < _T sin(0- o) dO large enough. Note that both m and o increase as the motor
r
I
speed goes up.
+ -] Isin(0 - )dO
T-01
which reduces to
<(02) tan(y). (2) IV. FUNDAMENTAL FREQUENCY SWITCHINGsin (01)
In summary, the conditions for capacitor voltage regulation
in terms of the switching angles 01 and 02, and the power
( A 10\10\ / 4Vd<c In the simulations presented here, the DC link voltage Vdcfactor fo are /m-=cos(01) + cos(02) = V1/ g- 2 was set to 200 V (so that the 3-leg inverter produces +100
V), the capacitors were regulated to 100 V, the motor's inertia
0 < io < Oi for f > cos 1(1/m) is J =0.1 kg-in2, the motor has rP = 4 pole-pairs, the stator
01<y <w7/2 for bo > tan-1 _______) (3) resistance is RS 0.065 Ohms, the stator inductance is
sln(1) LS =3 mH, the torque/back-emf constant KT =Kb =0.37
Notice the two conditions are identical at the boundary where Nm/A (V/rad/sec), and the load torque TL =19 Nm at peak
q°=01. In order to achieve the fundamental in the desired speed. The capacitor value for the H-bridges is C =0.01 F.
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Rotor Speed (Max = 275 rad/sec) C = 0.01 F. An enlarged view of the capacitor voltage for
300 5.5 < t < 5.525 is shown in Figure 11.
250 250 Capacitor Voltage
200p 4 101
0~~~~~~~~~~~~~~0
0~~~~~~~~~~~~~
0 F/ 1000
(s100
>98
1 2 3 4 5 6 97
Seconds
96
Fig. 8. Rotor speed in rad/sec versus time in seconds. 4 45 5.56
Seconds
Stator Voltage Phase 1 Fig. 10. Capacitor voltage versus time.
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Fig. 9. Enlarged view of the phase 1 voltage in Volts vs time in sec. . 5 5.505 5.51 5.515 5.525.525
Seconds
The motor was run open-loop with the magnitude of the
fundamental of the stator voltage ramped from 90 V to 180 Fig. 11. An enlarged view of the capacitor voltage versus time.
V during the time interval from 0 to 3 seconds (Note that
the three-leg inverter produces +100 V so the capacitor The stator current, the stator voltage, and a scaled version
sourced H-bridges provide the boost up to +190 V). The of the capacitor voltage are shown in Figure 12.
stator electrical frequency fs was brought up smoothly from
0 to 175 Hz in 5 seconds resulting in a peak speed of 250
2wfs/nm 275 rad/sec. The resulting speed response is 200 -
shown in Figure 8, which is somewhat oscillatory due to the 100 Statorcurrent
open-loop control. A viscous friction load torque was used 50
with the viscous friction coefficient chosen to be f = 0.07 co 0
(quite large) so that at maximum speed the load torque -50
was fWmax = f(27fs/np) = (0.07) (275) = 19 Nm. An -1S a
enlarged section of the inverter output voltage of phase 1 -1500 caled capacitor voltage
is given in Figure 9 illustrating the fundamental switching -251 ,.7 5.7 5.7 5.7 5.8 5.58 .8
scheme for a stator frequency of fs =175 Hz. The capacitor Time (sec)
voltage for one of the H-bridges is shown in Figure 10
showing that the scheme regulates the voltage within 3 Fig. 12. Scaled capacitor voltage (V), stator current (A), and stator voltage
volts of the nominal value. The value of the capacitance is (V) vs time.
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Note that the capacitor discharges when the inverter is sup- V. CONCLUSIONS
plying +200 V, stays constant when the inverter is supplying A cascade multilevel inverter topology has been pro-
+100 V, and recharges when the inverter is supplying 0 V. posed that requires only a single standard 3-leg inverter
For example, at about t = 5.575 seconds, the stator current and capacitors as the power sources. The capacitors obtain
becomes positive, the CMLI inverter is supplying 200 V, their power from the 3-leg inverter allowing the cascade
and the capacitor voltage is decreasing. Following this, the multilevel inverter to supply significantly more voltage from
CMLI inverter is supplying 100 V and the capacitor voltage a given DC power source than just a three leg inverter
is constant. Next, the CMLI inverter is supplying 0 V and alone. Simulation results were presented using a fundamental
the capacitor is charging so that its voltage increases. frequency switching scheme. Finally, subject to conditions
For comparison purposes, the simulation was rerun using in terms of the power factor and modulation index [= m/2
just a standard three-leg inverter supplying +100 V (In this see (4)], it was shown that the capacitor voltages could be
case, closed-loop vector control of the PM machine was used regulated.
so that there is no oscillatory behavior in the response). The
maximum speed possible was only 212 rad/sec, which is REFERENCES
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